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Abstract—Neuromorphic systems typically use the Address-
Event Representation (AER) to transmit signals among nodes,
cores, and chips. Communication of Address-Events (AEs) be-
tween neuromorphic cores/chips typically requires two parallel
digital signal buses for Input/Output (I/O) operations. This
requirement can become very expensive for large-scale systems
in terms of both dedicated I/O pins and power consumption.
In this paper we present a compact fully asynchronous event-
driven transmitter/receiver block that is both power efficient and
I/O efficient. This block implements high-throughput low-latency
bi-directional communication through a parallel AER bus. We
show that by placing the proposed AE transceiver block in two
separate chips and linking them by a single AER bus, we can
drive the communication and switch the transmission direction of
the shared bus on a single event basis, from either side with low-
latency. We present experimental results that validate the circuits
proposed and demonstrate reliable bi-directional event transmis-
sion with high-throughput. The proposed AE block, integrated
in a neuromorphic chip fabricated using a 28 nm FDSOI process,
occupies a silicon die area of 140µm × 70µm. The experimental
measurements show that the event-driven AE block combined
with standard digital I/Os has a direction switch latency of 5 ns
and can achieve a worst-case bi-directional event transmission
throughput of 28.6M·Events/second while consuming 11 pJ per
event (26-bit) delivery.
I. Introduction
The Address-Event Representation (AER) has been widely
used in brain-inspired neuromorphic systems as a communi-
cation protocol for transmitting and receiving spikes encoded
as Address-Events (AEs) among spiking silicon neurons and
synapses. For example dynamic vision sensors [1] and silicon
cochleas [2] use the AER to transmit their sensory processing
outputs to AERs neuromorphic processors and transceivers [?],
[?], [3], [4], [6]. As these types of neuromorphic VLSI systems
typically require AEs to be transmitted with high throughput
and low latency, the strategy employed to implement the
communication protocol makes use of asynchronous bit-parallel
AER channels. This strategy however is not scalable, as the
width of the parallel bus and the power required to transmit
these parallel events scales with the size of the network. In
addition, the pin count and power requirements become even
larger if one desires to build modular systems with north/south,
east/west Input/Output (I/O) links necessary to tile multiple
cores or chips in 2D arrays [4], [6]. Instead of simple pure
parallel AER protocol, some approaches use a “word-serial”
protocol to transmit multiple row addresses for every column
address serviced (or vice-versa) to reduce pin numbers [?],
[7]. Furthermore, bit-serial Low Voltage Differential Signaling
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Fig. 1. Architecture of proposed bi-directional AE transceiver block.
SW_Control block checks states of two linked chip and generates control
signal TX/RX_EN to allow TX_Buffer to push events on signal AER bus
or allow RX_Buffer to take events from the single AER bus. Bi-directional tri-
state buffers are switched by TX/RX_EN for bus direction. TX/RX_FIFOs
are added to increase throughput of proposed AE transmission block.
(LVDS) AER has been proposed as a potential solution to
transmit events in a fully bit-serial format to further reduce
pin numbers [8]. However, these approaches lead to significant
increment in latency and overhead for the complexity of the
circuit implementation. Moreover, the design proposed in [8]
needs additional clock generation and synchronization circuits
which is expensive for fully asynchronous neuromorphic system.
In this paper, we present a compact fully-asynchronous
event-driven AE transceiver block which can be easily combined
with standard digital I/Os to realize bi-directional inter-chip
AE communication through a single parallel AER bus with
high-throughput and low-latency. In the next Section, we
introduce architecture of the proposed AE transceiver block.
In Section III, we describe the circuits that implement the
proposed bi-directional AER block. In Section IV we present
experimental results obtained from the measurements of a test
chip fabricated in 28 nm FDSOI process. We present concluding
remarks and discussion in Section V.
II. Architecture
Figure 1 shows the architecture of the proposed AE
transceiver block. Bi-directional chip communication can be
implemented by connecting two AE transceiver blocks directly
with a single shared bit-parallel AER bus. As is shown in
Fig. 1, SW_ack and SW_req from two linked AE blocks are
swapped and connected to announce state of each other. The
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SW_reqL (SW_ackR) SW_ackL (SW_reqR) Left Mode Right Mode
0 1 TX RX
⇑ 1 TX RX
1 ⇓ TX→RX RX→TX
1 ⇑ RX TX
⇓ 1 RX→TX TX→RX
TABLE I. SW_req/ack states for mode switching
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Fig. 2. Mode switch scheme of proposed AER in/out block for bi-directional
events transmission.
SW_Control block in each AE transceiver block then checks the
states of two connected chip which are indicated by SW_ack
and SW_req, and generates control signals TX/RX_EN to
allow TX_Buffer to push events on the shared AER bus or
allow RX_Buffer to take events from the bus. Each AE block
use SW_ack to identify its own states (i.e., logic “1” if this AE
block need to switch to transmitter mode “TX” for transmitting
events, and logic “0” if currently this AE block has no event
to transmit and can be switched to receiver mode “RX”), and
use SW_req to get states of it’s linked AE block. SW_Control
block on both sides will generate control signals TX_EN
and RX_EN to switch on/off TX_Buffer and RX_Buffer and
alternatively map terminals of TX_Buffer or RX_Buffer to the
shared bus for a mode switching. Table I shows how modes
are switched in different cases, with ⇑ representing logic “0”
to “1” and ⇓ representing logic “1” to “0”.
Moreover, conditions need to be met for a safe mode
switching. An AE transceiver block will only request a mode
switching RX→TX by asserting its SW_ack ⇑ when: 1) The
block is currently in a “RX” mode; 2)The block has received at
least one event in “RX” mode (except that this block is initially
reset to “RX” mode for a chip-level global reset); And 3) one
or more events need to be transmitted. An AE transceiver block
will only acknowledge a mode switching request from its lined
AE block by de-asserting its SW_ack ⇓ when: 1) The block is
currently in a “TX” mode, and 2) it received a mode switching
request.
Figure 2 shows an example how bi-directional transmission
is implemented with proposed AE transceiver block following
4-phase handshaking. Assume that two AE transceiver blocks
are linked by a signal AER bus, and initially we set SW_ackL
of left block to logic “1” and SW_ackR of right block to logic
“0”. So that initially the left AE block is in “TX” mode and the
right AE block is in “RX” mode, to allow event transmission
from left to right. Once there is an event need to be transmitted
on right side, SW_ackR will be assert to “1” to request a
mode switching. After requested by SW_ackR, as soon as
there is no more event need to be transmitted by the left AE
block, SW_ackL will be deassert to “0” to acknowledge the
mode switching request. Correspondingly, TX/RX_EN in
both blocks will be flipped to complete the mode switching.
Bi-directional tri-state buffers as shown in Fig. 1 are
then switched by TX/RX_EN for mapping signals of
TX/RX_Buffer blocks to shared AER bus. We should notice that
the tri-state buffers can be directly replaced with standard digital
I/O with TX/RX_EN as a configure signal for Input/Output
switching. Input and output FIFOs are added to increase
throughput of proposed AE transceiver block.
III. Circuits Implementation
The proposed AE transceiver block is implemented fol-
lowing 4-phase handshaking protocol based on Pre-Charge
Half-Buffer (PCHB). Figure 3 shows circuit implementation of
SW_Control block for controlling mode switching. RX_Probe
is employed to probe whether the belonging AE block has
received at least one event as a receiver (PX_P = “1”) in “RX”
mode (SW_req = “1”). TX_Probe is used to probe whether
currently the belonging AE transceiver block has no event to
be transmitted (TX_P = “0”) as a transmitter in “TX” mode
(TX_EN = “1”) when its linked AE transceiver block requests
to switch the mode (SW_req ⇑). Switch Controller sub-block
requests a mode switching RX→TX (by asserting SW_ack to
“1”) when a coming event needs to be transmitted (TX_in_req
= “1”) if its belonging AE transceiver block is currently in
“RX” mode (RX_EN = “1”) and it has successfully received at
least one event (PX_P = “1”) in “RX” mode. Three NFETs in
Switch Controller sub-block gated by TX_in_req, RX_EN
and PX_P implement these guards. Switch Controller block
also acknowledges a mode switching request from its linked
AE transceiver block for a mode switching TX→RX (SW_req
= “1”) if currently no event needs to be transmitted (TX_P
= “0”). Two p-FETs in Switch Controller sub-block gated by
SW_reqB and TX_P implement these guards.
As described in previous section, If the AE transceiver
block requested a mode switching RX→TX and its linked
AE block has acknowledged this request (SW_ack = “1” ∩
SW_req = “0”) , this AE block will be switched to “TX” mode
(TX_EN = “1”). Otherwise, if this AE transmission block
has acknowledged a mode switching TX→RX requested by
its linked AE block (SW_req = “1” ∩ SW_ack = “0”), this
AE block will be switched to “RX” mode (RX_EN= “1”). In
these figures, signal ends with “B” represent reversed signal.
Logic gates gated by SRst, PRst are global reset signals used
to reset TX and RX Probes to an initial state, for example,
RX_P is reset to “0” for “TX” mode or “1” for “RX” mode.
Figure 4 shows transistor level circuit implementation of
TX_Buffer based on PCHB, following 4-phase bundled-data
handshaking protocol. The process stage includes Handshaking
and Data function blocks. Block 1© guarantees that the process
stage only deal with coming events while the linked AE
transceiver block is free (SW_req = “0”). Block 2© checks
whether the processing progress is completed to generate
RX_in_req
RX_P
SW_req
SRst
T_R
PRstB
T_R
SRstB
T_R
PRst
T_R
RX_P
SW_ack
TX_in_req
RX_EN
SRstB
T_R
SRst
T_R
TX_P
SW_reqB
PRstB
T_R
PRstB
T_R
TX_in_req
SW_reqB
TX_in_ack
TX_P
C RX_EN
SW_reqB
SW_ack
TX_EN
RX_Probe
TX_Probe TX/RX Switch Controller
Fig. 3. Circuit implementation of SW_Control block. RX_Probe and TX_Probe
are used to probe its state once it is in “RX” mode or “TX” mode. TX/RX
Switch Control generates SW_ack signal and further generate TX/RX_EN for
its mode switch.
handshaking signal for previous process stage. Block 3© gener-
ates internal enable signal en to enable functional processing.
Matched delay element 4© is added to provide the worst case
latency of buffer operation from valid input event data to output
event. Block 5© implements an event buffer function.
RX_Buffer following 4-phase rail-rail handshaking protocol
based on PCHB is shown in Fig. 5. Block 1© checks whether the
processing progress is completed and generates acknowledge
signal RX_in_ack to acknowledge previous process stage for
a valid input and completed valid output. Block 2© generates
internal enable signal en to enable functional processing. Dual-
rail protocol (block 3© and 4© ) is utilized in this RX_Buffer and
following RX_FIFO stage for Quasi-Delay Insensitive (QDI)
processes. Validity check block 5© is employed to indicate
output data from this process stage is valid.
IV. Experimental Results
The proposed AE transceiver block is implemented and
placed at all chip boarders of a neuromorphic chip in 28 nm FD-
SOI process [9] for implementing 2D chip-array bi-directional
26-bit AER communication. Standard digital I/Os with driven
ability of 2mA are adopted and internally configured by
TX_EN and RX_EN for switching event transmission
direction. As is shown in Fig. 6, each AE block occupies
a silicon area of 140µm × 70µm. By easily utilizing proposed
AE blocks, we saved 100 I/Os which is a significant reducing
for a prototype chip with totally 180 I/Os.
In order to judge the performance, we first measured single
direction events transmission performance by continuously
sending address events from single direction. As is shown in
Fig. 7, AE transceivers from two linked chips are first reset to
transmission direction from right to left. For continuously events
communing from left, AE blocks first need to switch trans-
mission direction with a switching latency tsw of around 5 ns.
Latency from a successfully mode switching to asserting the first
request tsw2req is around 5 ns. For continuously single direction
events transmission, latency between two requests treq2req is
around 31 ns, with a throughput of 32.3M·Events/second.
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Fig. 4. Circuit implementation of 4-phase bundled-data TX_Buffer based on
PCHB. The TX_Buffer includes handshaking and data blocks.
PRst
SRst
en
en
PRst
en
RX_out_data_f<0:n-1>
SRst
out_ vB
 RX_in_v
1 2
RX_EN
RX_in_req
RX_in_v
out_v
RX_in_ack
out_v
RX_in_ack
RX_out_data_f<0:n-1>
PRst
en
RX_out_data_t<0:n-1>
SRst
out.vB
RX_in_v
RX_out_data_t<0:n-1>
out.v
RX_out_data_t<0>
RX_out_data_f<0>
RX_out_data_t<1>
RX_out_data_f<1>
RX_out_data_t<n-1>
RX_out_data_f<n-1>
Handshaking
Data Validity Check
3 4
5
Fig. 5. Circuit implementation of 4-phase dual-rail RX_Buffer based on
PCHB. The RX_Buffer includes handshaking, data and validity check blocks.
For bi-directional transmission, we transmitted events from
both directions of two linked AE blocks. As is shown in Fig. 8,
request latency of two events from two directions is around
35 ns, with an achieved worst case bi-directional throughput of
28.6M·Events/second. Energy for delivering one 26-bit event
is 11 pJ at 1V power supply, excluding power consumption
from digital IOs.
A summary of the key figures of the proposed AE
transceiver block is shown in Table II.
Bi-AER
140um
70um
Fig. 6. Neuromorphic chip implemented in 28 nm FDSOI with proposed
AE transceiver block combined with standard digital IOs for bi-directional
inter-chip AER communication. Each AE block occupies a silicon area of
140µm × 70µm.
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a throughput of 32.3M·Events/second.
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of 28.6M·Events/second.
TABLE II. AE bi-directional transmission block circuit key figures.
Process Technology 28 nm FDSOI
Silicon Area 140µm × 70µm
Throughput (with IO) 32.3MEvents/s / 28.6MEvents/s (bi-directional)
Latency 5 ns
Energy per Event (26-bit) 11 pJ@1V
V. Conclusions
We presented a compact low-power event-driven bi-
directional AE transceiver block for high-throughput and low-
latency bi-directional inter-chip communication. The proposed
fully asynchronous AE block is compatible with standard
digital I/Os for easily implementing bi-directional inter-chip
communication while saving half I/Os, comparing with normal
bit-parallel AER protocol. Furthermore, it is possible to com-
bine proposed scheme with "sub-words" to further reduce I/O
numbers and power consumption. We designed and fabricated
the proposed AE transmission block in 28 nm FDSOI process
with an area of 140µm × 70µm. Combined with standard
digital I/Os, we implemented 2D spiking neural network bi-
directional chip-array communication. Chip measurements show
that the proposed AE transceiver block can achieve a worst
case bi-directional event throughput of 28.6M·Events/s with
energy per event 11 pJ at 1V supply voltage. The latency for
switching transmission direction between two AE transmission
blocks is around 5 ns.
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